![Home](_derived/home_cmp_glacier110_vbtn_p.gif)
![Introduction](_derived/introduction.htm_cmp_glacier110_vbtn.gif)
![Basics](_derived/basics.htm_cmp_glacier110_vbtn.gif)
![Designs](_derived/designs.htm_cmp_glacier110_vbtn.gif)
![Results](_derived/results.htm_cmp_glacier110_vbtn.gif)
| |
The importance of Clocked Storage Elements:
![bullet](_themes/glacier/aglabul1.gif) |
In a 2 GHZ processor,
typically clocked storage element (CSE) D-Q is in the order of 100-150 ps
|
![bullet](_themes/glacier/aglabul1.gif) |
If one can design a
faster CSE (e.g. 80 ps - 100 ps D-Q delay), this represents 10% - 15%
performance improvement
|
![bullet](_themes/glacier/aglabul1.gif) |
If in addition can
absorb 20 ps of clock uncertainty and embed one level of logic, this can yield
up to 20% improvement
|
| |
|