

Low-Power Soft Error Hardened Latch

Hossein Karimiyan Alidash^{1,*} and Vojin G. Oklobdzija²

¹Isfahan University of Technology, Isfahan 84155, Iran
²University of Texas at Dallas, Richardson, TX 75080, USA

(Received: 8 January 2010; Accepted: 25 January 2010)

This paper presents a low-power soft-error hardened pulsed latch suitable for reliable circuit operation. The proposed circuit is aimed to tackle the particle hit effect on the internal nodes and on the external logic, simultaneously. The hardening method is based on redundant feedback loop to protect internal nodes, and transmission gate and Schmitt-trigger circuit to filter out transient resulting from combinational logic. The proposed circuit has less timing overhead and negative setup time. The HSPICE post-layout simulation in 90 nm CMOS technology reveals that circuit is able to recover from almost any single particle strike on internal nodes and tolerates input transients up to 130 ps of duration.

Keywords: Alpha Particles, Atmospheric Neutrons, Design for Reliability, Design for Soft Error Mitigation, Fault Tolerant Design, Single-Event Transients, Single-Event Upsets, Soft Errors, Static Latch, Hardened Latch, Reliability.

1. INTRODUCTION

In the nanometer technologies, a circuit is increasingly facing reliability issues, the most serious among them being radiation effects and resulting soft errors. Unlike the hard error which is due to permanent physical damage, soft error is a stored data change due to particle hit. The soft errors which were traditionally regarded as a reliability issue for space applications are becoming a terrestrial issue.^{1–4}

In continuous advances of microelectronic technologies, due to aggressive shrinkage of device dimensions, node capacitance and power supply voltage reduction,²⁰ the amount of stored charge on each circuit node is becoming smaller. The smaller stored charge and higher operating frequency now make circuits more vulnerable to soft errors. This reliability issue is due to charge deposit induced directly by alpha particles or indirectly by atmospheric neutrons.¹ Alpha particle is produced by radioactive isotopes found in packaging and die materials, while atmospheric neutron is created by the interaction of cosmic ray with the earth atmosphere.^{1,3,4}

A study on radiation flux noted that particles with lower energy level occur far more frequently than particles with higher energy level.¹ So as CMOS device size shrinks, it

becomes more possible to be affected by lower energy particles, potentially leading to higher soft error rate.

Although package and process engineering may reduce alpha particle and thermal neutron problem by removing some materials from the process, but there is no physical obstacle to cosmic neutrons.^{1,4} To face this challenge, improved circuit design schemes to mitigate soft error vulnerability are becoming mainstream approach for high reliability systems.³

Among different building block of a digital circuit, clocked storage elements (CSEs), i.e., latches and flip-flops, are becoming more susceptible to particle strike on both external logic and its own internal nodes.^{5,10} Most common protective methods at circuit level are based on redundancy, namely temporal and spatial redundancy. The spatial redundancy based methods,^{5,10} as well as soft error resilient scan latch,²¹ and even transient detection of RAZOR flip-flops¹⁹ cannot tolerate soft error due to particle hit in combinational logic. On the other hand the temporal redundancy based latches¹⁰ and those based on Schmitt-trigger¹⁴ and transmission gate¹⁸ may reduce the transient effects but has extended setup time problem and cannot protect internal nodes. The contribution of this work is to simultaneously reduce single particle hit effect on internal nodes and reduce input transient susceptibility in a latch design with less timing overhead.

The rest of this paper is organized as follows. In Section 2, starting with some basic definitions most recent

*Author to whom correspondence should be addressed.
 Email: hkarimiyan@ec.iut.ac.ir




Fig. 1. Level sensitive latch.

publication and latch hardening methods will be reviewed. Section 3 proposes the soft-error hardened latch. Section 4 gives simulation results and Section 5 concludes the paper.

2. SOFT-ERROR AND LATCH-HARDENING METHODS

This section gives a brief overview of the physics of the particle hit, and reviews some recent latch hardening methods. When an energetic particle hits the drain of an off MOS transistor, it loses energy traveling in the silicon and creates free charge carriers (electron and holes) in the path. The amount of charge depends on particle type (alpha or neutron), its energy, and the base silicon property. The electric field of the drain junction can collect those carriers before recombining, resulting in a transient current pulse at the drain connected node.¹⁻⁴

Generally speaking, an energized particle may hit logic gates, storage elements, or clock distribution network

(CDN) of a digital circuit. In the case of logic gates, the injected current pulse causes a glitch on the output voltage of the gate, called single event transient (SET).^{1,2} The shape and the duration of the SET depend on both the characteristics of the current pulse and the electrical property of the node, such as the load and driving strength of the connected gates.

When a particle directly hits an internal node of a CSE, i.e., latch or flip-flop, a sufficiently injected charge may change the stored data, resulting in a single event upset (SEU). As a second source for soft error in a CSE, a SET might be generated and propagated through the combinational logic and captured by a CSE which turn into an SEU.³

If a particle hits a control signal, such as the clock signal, it could generate a false control signal which results in an unwanted data latch or timing violation.⁶ The rate at which soft errors occur is referred to as soft error rate (SER).

During the process of transient voltage propagation in a logic circuit, a SET could be masked by logical, electrical, or latching window masking effects.^{3,8,15,25} The SET propagation is conditioned by the state of the logic since a controlling value on one input of a gate will block the propagation of an SET from another input to the output. Thus, due to logical masking a transient pulse can be propagated only through an activated path. The pulse propagation is also conditioned by the electrical masking and the pulse duration. If the pulse duration is lower than the logic transition time of a gate, it cannot be propagated through it. But if this duration exceeds the transition time of a gate,




Fig. 2. Redundant feedback loop latches³ (a) SIN-LC, (b) SIN-HR.




Fig. 3. The proposed dual edge-triggered soft error hardened pulsed latch (DET-SEHPL).

the pulse would be propagated without attenuation. As the last condition, when the SET reaches a CSE, it will be captured only if it reaches the CSE at the sampling window unless it will be masked.^{3, 15}

Those three masking mechanisms may prevent some SETs from being latched and alleviate the soft error rate in digital systems. However, due to continuous scaling trends, increased frequency and wide spectrum of particle energy, the probability that transient voltage reaches

storage elements on time and gets latched is increasing, and so does the soft error rate.¹⁻⁴

Among different building block of a digital circuit, memories are traditionally protected by Error Correction Codes (ECC).³ The CSEs have also received more attention recently to make them more robust to soft errors.^{5, 10, 14, 24} However, recent studies indicate that logic also will be more vulnerable to soft error.^{1, 3, 8, 13} Due to the fact that soft error in CSEs has two different sources, both internal design of the CSE and external connected logic needs to be considered for protection and hardening.

Node engineering,¹¹ gate sizing,²⁰ guard ring effect,²³ as well as negative feedback effect²² are studied extensively to mitigate SET effect at logic level. The objectives of




Fig. 4. Setup time variation in: (a) ordinary clocking, (b) ordinary clocking after hardening, (c) pulsed latch, and (d) pulsed clocking after applying hardening methods.




Fig. 5. Simulation Setup.²⁶




Fig. 6. Simulation result of the DET-SEHPL in normal mode operation, (a) System Clock, (b) “CLK” and (c) “CLKB” pulse generator outputs, (d) Data Input “D,” and (e) latch output “Q.”

those studies are to design and size logic gates of a circuit in a way that they attenuate transient pulses caused by particle strike.

The simplest form of hardening technique for latches and flip-flops is to increase stored node charge by adding resistance or capacitance,¹¹ but it degrades circuit speed and increases power consumption. While error-correcting and latch-hardening designs could be used to reduce the effect of SEUs, complete protection against SETs is much more difficult and involves either spatial or temporal redundancy. The spatial redundancy uses multiple copies of a given circuit with majority voting mechanism to determine correct outputs. One effective way to overcome SEU effects is to triplicate each latch of the system and use

Triple Module Redundancy (TMR-latch). Although TMR-latches are highly reliable and widely used,⁹ but this technique suffers from high area and energy consumption overhead.

The temporal redundancy technique uses delayed sample of the data,^{10,25} and is more acceptable for conventional designs due to its lower power consumption and area overhead. This technique can eliminate all SET pulses which have smaller duration than a certain threshold value. The major drawback of this method is its delay penalty, and the fact that it cannot guarantee fault-free operation.

The dual interlock storage element (DICE) is another soft-error hardened topology based on spatial redundancy. It has been introduced¹² and applied to a standard 6 T




Fig. 7. Data to output delay and setup time variation of hardened latch in pulsed clocking mode (blue), ordinary latch (red) and hardened latch (green) both in level sensitive clocking.

memory cell¹³ and used in a pulsed latch design of a high performance processor.²⁴ The hardened structure of the DICE has the potential to improve SEU robustness of the latch circuits without degrading its speed too much; however it comes up with area and power penalty,²⁴ and it cannot tolerate SETs.

Redundant feedback loop is a soft error hardening method applied to a basic latch. According to analyses in Ref. [5], soft error of the internal nodes in feedback loop, i.e., node B and C in Figure 1, has the major contribution to the total SER. If a particle strike causes an unexpected voltage drop or rise inside the loop during the holding mode, the stored value in the latch may change depending on the amount of deposited charge.^{4,5} Also our simulations indicate that node B in this circuit is much more sensitive than node C.

SIN-LC and SIN-HR latches⁵ are proposed based on the redundant feedback loop to solve the SER issue of the basic latch. Figure 2(a) shows the detailed schematic of the SIN-LC latch. It consists of duplicating feedback loop and using C-element to make the latch output change only when both feedback loops have the same logic value. Besides sizing issue, the SIN-LC suffers from contention current drawback that occurs when the latch is in the transparent mode. The SIN-HR⁵ of Figure 2(b) is proposed to solve those problems, but the main problem still exists. The FERST¹⁰ is another latch which is also based on duplicated feedback loop idea and tries to solve the contention current problem, but it comes up with large area, timing, and power overhead.

Along with redundancy based methods, transient filtering effect of the Schmitt-trigger circuit is studied and a hardened latch based on its property is proposed.¹⁴ The filtering effect of the transmission gate,¹⁸ the negative feedback on SET propagation,²² and charge absorption efficiency of the guard-ring and circuit layout effect on soft error,²³ are reported separately.

The first group of aforementioned methods^{14,18,22,23} deals with the external logic and the SETs. The second group,^{5,10,12,13,24} as well as scan based soft error resilient latch,²¹ even transient detection mechanism of RAZOR-II,¹⁹ and DTDB²⁷ flip-flops, deals with internal nodes and tries to mitigate the SEU susceptibility but cannot tolerate soft error due to capturing SETs. Thus, circuit level hardening techniques are required which can tolerate SET and SEU simultaneously.

3. PROPOSED SOFT ERROR HARDENED LATCH

This section proposes a dual edge-triggered soft error hardened pulsed latch (DET-SEHPL) which is based on the temporal redundancy, dual feedback loop, and incorporates extra glitch filtering to tolerate SET and SEU simultaneously. The detailed schematic of proposed latch is shown in Figure 3.

Data redundancy and glitch filtering is used to reduce SET coming from combinational logic. The glitch filtering is done in two steps. First, the transmission gate based filter and the Schmitt-trigger circuit with hysteresis effect attenuates SETs and also adds delay to create temporal redundancy. At the second step, a C-element is used to filter out more SETs and reduce SEUs.

The proposed circuit is a pulsed latch and using a general purpose pulse generator, operates in transparent and hold modes as follows. The pulse generator circuit generates small duration pulses on each clock edges. During the small period of the pulses feedback loops composed by X3-TG3 and X4-TG4 pairs are open and the latch is transparent. In this circuit the data path is divided into two paths, normal and filtered. The pass transistors in the data paths, i.e., TG1 and TG2, are conducting and working as a low-pass filter.¹⁸ The hysteresis effect in the filtered path is achieved using MP3 and MN3. During transparent time, input data and its delayed/filtered version are applied to the C-element composed by MP4, MP5, MN4, and MN5. Based on C-element property the output will change accordingly if both versions are the same, unless the previous value is preserved. In other words, the value on the data line will be latched on the condition that it is not a glitch or a transient event.

After small period of transparent pulse, the latch switches to hold state. In this period data paths are blocked and feedback loops are closed. The sensitive nodes in the proposed circuit are B1, C1, B2, and C2. If a particle hits one of those nodes, it would generate a voltage spikes but provided that it is a single particle hit and one feedback loop is affected, the dual feedback loop connection and the C-element will remove its effect.

As mentioned, temporal redundancy is used in the proposed latch to mitigate SET effects and it is implemented by adding a delay to the one of data paths. The required




Fig. 8. Comparison of the ordinary and proposed latch operation under particle affected mode, (a) injected charge at 1.5 ns, (b) injected charge at 3.5 ns, (c) input clock, (d) input data, and (e) hardened latch output, and (f) ordinary latch output.

delay value in the data path must be longer than the duration of the possible longest SET in order to effectively filter it out. The timing diagram in Figure 4 shows the idea used in this design to reduce SET effect with less timing penalty. The timing diagram of Figure 4(a) shows the positive setup time of an ordinary latch. Applying temporal redundancy to the ordinary latch increases the setup time (Fig. 4(b)) resulting in performance penalty. As a result, window of vulnerability (WOV)^{1, 3, 5, 16} to particle hit also increases. The WOVS is a period in which particle hit could cause soft error.¹⁶

In the pulsed latches due to the soft edge property, setup time usually has a negative value (Fig. 4(c)).¹⁷ The proposed topology uses the soft edge property and

resulted negative setup time of pulsed latches to mitigate the extended setup time penalty. Applying the temporal redundancy to the pulsed latch (Fig. 4(c)) adds a positive delay value to the negative setup time, thus the setup time of hardened pulsed latch in Figure 4(d) is still smaller than the setup time of the ordinary latch.

4. EXPERIMENTAL RESULTS

The proposed latch has been implemented using 90 nm CMOS technology with 1.2 V power supply voltage. In order to have realistic input waveforms and rise/fall times, the simulation setup of Figure 5 is used for all cases.^{17, 26} Due to the inverted polarity of the output in the proposed




Fig. 9. SET robustness of proposed circuit, (a) input data, (b) latch output.

circuit, inverter is added to the inputs whenever that it was needed.

The performance of the proposed latch has been verified in the two normal and particle affected modes. The particle affected mode simulation is also divided in two modes. The first particle affected mode simulations is the SEU verification, which verifies robustness of the circuit against the particles which hit on the internal sensitive nodes. The second particle affected mode simulations is the SET robustness, which verifies filtering effect and circuit tolerance against particle hit on combinational part and the resulted SET, which may reaches the latch on the sampling window.

The normal mode operation result of the proposed circuit is shown in Figures 6 and 7 indicates its basic timing parameters such as the data to output delay (T_{DQ}) and setup time variation respect to the data arrival (T_{DC}) time. This figure also gives the setup time and delay variation for the ordinary latch of Figure 1 and the proposed circuit, both in level sensitive clocking for comparison. The flat region on the data-to-output delay and negative setup

Table I. Different latches' setup time, delay, power consumption and power-delay-product comparison (*TMR specification is estimated).

| Latch type | Setup time (ps) | Delay (ps) | Power (μ W) | PDP (fJ) |
|-----------------------------|-----------------|------------|------------------|----------|
| Basic latch (Fig. 1) | 20 | 55 | 8.0 | 0.44 |
| Figure 3 in level sensitive | 60 | 120 | 23.3 | 2.8 |
| Figure 3 in pulsed mode | -35 | 120 | 21.2 | 2.5 |
| TMR Latch* | 60 | 120 | 24 | 2.88 |

time of proposed hardened latch reveals that if data arrives close to the clock edge or even 40 ps after clock edge, the latch is still able to capture it correctly.¹⁷ While the same circuit in level sensitive clocking mode and with almost same output delay, comes with large positive setup time. The remaining extra negative setup time could be invested in the input path by adding extra delay to filter out more SETs.

As mentioned in the Section 2, regardless of the particle type (alpha particle or neutron), when it hits the drain of a MOSFET and loses energy, electron-hole pairs are generated and the resulting charges can be rapidly collected by the high electric field of the drain which create a transient current pulse at that node.^{1,3,4} The whole process of particle hit, charge deposit, and its distribution is complicated. But for the sake of simplicity, it is modeled by exponential current sources with varying current levels and time constants to emulate different particles and varying energy levels.^{1,5,10}

The SEU robustness of the proposed circuit is verified by charge injection at 1.5 ns and 2.5 ns to the nodes B1 and C1 in Figure 3, and the same current level injection is done to nodes B and C of the ordinary latch in Figure 1, for robustness comparison. Figure 7 shows the simulation results and indicates that the ordinary latch output is unstable after 12.6 fC and 19.8 fC charge injection to nodes B and C, respectively. While the dual feedback structure of the proposed circuit is able to recover from almost any single particle hit and resulting charge deposit.

The particle hit on combinational logic causes voltage glitch at the affected gate's output. After passing levels of logics, those glitches convert to voltage pulses which may reaches to the latch "on-time" and gets captured.^{1,3} For the SET robustness verifications, this phenomenon is modeled by voltage pulses with different width on the data line which each has proper arrival time according to setup and hold times, to represent various particles with different energy levels. Figure 9 shows the simulation results and indicates that the proposed latch is able to filter out SETs with up to 130 ps pulse width. Table I compares the timing and power specifications of the basic latch and the proposed circuit with the TMR latch as a representative of hardened latches.

5. CONCLUSION

In this work, an SER-Hardened pulsed latch is proposed. The proposed latch was able to tolerate particle strike and resulted SEU on internal nodes, as well as SET occurring in combinational logic. The HSPICE simulation on 90 nm CMOS technology is conducted to precisely evaluate the proposed circuit in normal and under particle strike mode. The circuit operating as edge triggered CSE, was resilient to SET from combinational logic as well as SEU resulting from internal nodes. Extra reliability enhancement is achievable by careful layout design. In comparison

with the TMR-Latch as a representative for SER-hardened designs, proposed circuit had less power consumption and lower timing overhead, which make it suitable for low-power reliable applications.

Acknowledgments: This work was performed at the University of Texas at Dallas and supported in part by the SRC, under Grant No. 2008-HJ-1799. The authors would like to appreciate Dr. Mustafa AKTAN and Dursun BARAN for their review and valuable comments.

References

1. R. C. Baumann, Radiation-induced soft errors in advanced semiconductor technologies. *IEEE Transactions on Device and Materials Reliability* 5, 305 (2005).
2. S. Mitra, M. Zhang, T. M. Mak, N. Seifert, V. Zia, and K. Sup Kim, Logic soft errors: a major barrier to robust platform design. *ITC 2005, IEEE International Test Conference Proceedings* (2005), pp. 10–696.
3. M. Nicolaidis, Design for soft error mitigation. *IEEE Transactions on Device and Materials Reliability* 5, 405 (2005).
4. S. Mukherjee, Architecture Design for Soft Errors, Morgan Kaufmann Publishers, Elsevier (2008).
5. M. Omana, D. Rossi, and C. Metra, Latch susceptibility to transient faults and new hardening approach. *IEEE Transactions on Computers* 56, 1255 (2007).
6. N. Seifert, P. Shipley, M. D. Pant, V. Ambrose, and B. Gill, Radiation-induced clock jitter and race. *Proceedings 43rd Annual IEEE International Reliability Physics Symposium* (2005), pp. 215–222.
7. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, Modeling the effect of technology trends on the soft error rate of combinational logic. *International Conference on Dependable Systems and Networks Proceedings DSN 2002* (2002), pp. 389–398.
8. F. Wang, Y. Xie, R. Rajaraman, and B. Vaidyanathan, Soft error rate analysis for combinational logic using an accurate electrical masking model. *20th International Conference on VLSI Design*, January (2007), pp. 165–170.
9. F. Kastensmidt, L. Sterpone, M. Sonza Reorda, and L. Carro, On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. *Proc. IEEE Design, Automation and Test in Europe* (2005), pp. 1290–1295.
10. M. Fazeli, S. G. Miremadi, A. Ejlali, and A. Patooghy, Low energy single event upset/single event transient-tolerant latch for deep sub-micron technologies. *IET Computers and Digital Techniques* 3, 289 (2009).
11. T. Karnik, S. Vangal, V. Veeramachaneni, P. Hazucha, V. Erraguntla, and S. Borkar, Selective node engineering for chip-level soft error rate improvement. *IEEE Symp. VLSI Circuits* (2002), pp. 204–205.
12. T. Calin, M. Nicolaidis, and R. Velazco, Upset hardened memory design for submicron CMOS technology. *IEEE Trans. Nucl. Sci.* 43, 2874 (1996).
13. P. Hazucha, T. Karnik, S. Walstra, B. A. Bloechel, J. W. Tschanz, J. Maiz, K. Soumyanath, G. E. Dermer, S. Narendra, V. De, and S. Borkar, Measurements and analysis of SER-tolerant latch in a 90-nm dual- V_T CMOS process. *IEEE Journal of Solid-State Circuits* 39, 1536 (2004).
14. Y. Sasaki, K. Namba, and H. Ito, Circuit and latch capable of masking soft errors with schmitt trigger. *J. Electron. Test.* 11 (2008).
15. S. Krishnaswamy, I. L. Markov, and J. P. Hayes, On the role of timing masking in reliable logic circuit design. *45th ACM/IEEE Design Automation Conference, DAC 2008*, June (2008), pp. 924–929.
16. N. Seifert and N. Tam, Timing vulnerability factors of sequentials. *IEEE Transactions on Device and Materials Reliability* 4, 516 (2004).
17. V. G. Oklobdzija, Clocking and clocked storage elements in a multi-gigahertz environment. *IBM Journal of Research and Development* 47, 567 (2003).
18. J. Kumar and M. B. Tahoori, Use of pass transistor logic to minimize the impact of soft errors in combinational circuits. *Workshop on System Effects of Logic Soft Errors* (2005).
19. S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw, RazorII: *in situ* error detection and correction for PVT and SER tolerance. *IEEE Journal of Solid-State Circuits* 44, 32 (2009).
20. F. Dabiri, A. Nahapetian, T. Massey, M. Potkonjak, and M. Sarrafzadeh, General methodology for soft-error-aware power optimization using gate sizing. *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems* 27, 1788 (2008).
21. S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K. S. Kim, Robust system design with built-in soft-error resilience. *IEEE Computer* 38, 43 (2005).
22. B. Narasimham, B. L. Bhuvu, W. T. Holman, R. D. Schrimpf, L. W. Massengill, A. F. Witulski, and W. H. Robinson, The effect of negative feedback on single event transient propagation in digital circuits. *IEEE Trans. on Nuclear Science* 53, 3285 (2006).
23. B. Narasimham, R. L. Shuler, J. D. Black, B. L. Bhuvu, R. D. Schrimpf, A. F. Witulski, W. T. Holman, and L. W. Massengill, Quantifying the reduction in collected charge and soft errors in the presence of guard rings. *IEEE Trans. on Device and Materials Reliability* 8, 203 (2008).
24. B. Stackhouse, S. Bhimji, C. Bostak, D. Bradley, B. Cherkauer, J. Desai, E. Francom, M. Gowan, P. Gronowski, D. Krueger, C. Morganti, and S. Troyer, A 65 nm 2-billion transistor quad-core titanium processor. *IEEE Journal of Solid-State Circuits* 44, 18 (2009).
25. V. Degalahal, R. Ramanarayanan, N. Vijaykrishnan, Y. Xie, and M. J. Irwin, Effect of Power Optimizations on Soft Error Rate, IFIP Series on VLSI-SoC, Springer (2006), pp. 1–20.
26. V. G. Oklobdzija, V. M. Stojanovic, D. M. Markovic, and N. Nedovic, Digital System Clocking: High Performance and Low-power Aspects, Wiley-IEEE (2005).
27. K. A. Bowman, J. W. Tschanz, N. Sung Kim, J. C. Lee, C. B. Wilkerson, S.-L. Lu, T. Karnik, and V. K. De, Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance. *IEEE Journal of Solid-State Circuits* 44, 49 (2009).

Hossein Karimiyan Alidash

Hossein Karimiyan Alidash received a B.Sc. degree in Electrical Engineering from the Urmia University, Urmia, Iran, and M.Sc. degree in Electrical Engineering from the Isfahan University of Technology, Isfahan, Iran, in 1998 and 2001 respectively. He is currently working toward his Ph.D. at the Isfahan University of Technology. From 2008 to 2009 he was research visitor at the University of Texas at Dallas, working on soft error and radiation hardened sequential element design. His research interest is low-power and reliable clocked storage element design.

Vojin G. Oklobdzija

Vojin G. Oklobdzija received Dipl. Ing. degree from the University of Belgrade in 1971, and Ph.D. from the University of California at Los Angeles in 1982. From 1982 to 1991 he was at the IBM Thomas J. Watson Research Center, where he made contributions to the development of RISC processors, super-scalar and supercomputer design. In the course of this work, he obtained several patents, the most notable one on register renaming, which enabled a new generation of modern computers. From 1988 to 1990 he was IBM visiting faculty member at the University of California at Berkeley, from 1991–2006 professor of computer engineering at the University of California Davis, 2006–2007 and currently Professor at the University of Texas in Dallas. Professor Oklobdzija served as a consultant to most major semiconductor companies. He holds 15 U.S., 6 European, 6 Japanese, 6 international and 2 other patents pending. Professor Oklobdzija has published more than 170 papers, 6 books and dozens of book chapters in the areas of circuits and technology, computer arithmetic and computer architecture. His book “Computer Engineering” won Outstanding Academic Title award, out of 22,000 titles considered and is currently in second edition. Professor Oklobdzija is a General Chair for the 20th Symposium on Computer Arithmetic (2011) and International Symposium on Low-Power Electronic Design, ISLPED 2010. He is IEEE Fellow, Distinguished Lecturer and Vice-President of IEEE CAS (For further information see: <http://www.acsel-lab.com>).