

Soft Error Filtered and Hardened Latch

Hossein Karimiyan Alidash *¹, Sayed Masoud Sayedi¹, Hossein Saidi¹, and Vojin G. Oklobdzija²

Abstract — *this paper presents a low-power soft error-hardened latch suitable for reliable circuits. The proposed circuit uses redundant feedback loop to protect latch circuit against soft error on the internal nodes and skewed CMOS to filter out transients resulting from particle hit on combinational logic. The proposed circuit has low power consumption, enhanced setup time and lower timing overhead. The HSPICE post-layout simulations in 90nm CMOS technology reveals that circuit is able to recover from single particle strike on internal nodes and tolerates input SETs up to 130ps of duration†.*

Index Terms — soft-error, reliability, latch, skewed CMOS.

I. INTRODUCTION

The smaller node capacitance due to aggressive device dimensions shrinkage along with the power supply voltage reduction, leads to smaller amount of stored charge on each circuit node. This smaller stored charge and higher operating frequency now make CMOS circuits more vulnerable to soft errors caused by charge deposited directly by alpha particle or indirectly by cosmic ray neutrons [1]. The soft errors which were traditionally regarded as reliability issue for space applications are going to be a terrestrial issue.

Particle hit with lower energy occur far more frequently than particles with higher energy [1]. So as CMOS device sizes and critical charge value decreases, it is more probable that circuit becomes affected by even lower energy particles, potentially leading to higher soft error rate.

Although package and process engineering may reduce alpha particle problem, there is no physical obstacle to cosmic neutrons. Thus improved circuit design methodologies to reduce soft error vulnerability are becoming mainstream approach for high reliability systems.

With advanced sub-micron technology, latches and flip-flops are becoming more susceptible to particle strike from two sources: the particle stroke external logic and storage element captures resulted transient, or particle may hit on internal nodes of storage elements.

Due to increased suitability and higher demanded reliability, more hardening and protection on logic and storage elements is required. Most common circuit level protection methods are based on temporal and spatial redundancy. Those methods, as well as scan based SER resilient latch [16] and RAZOR I flip-flop and transient detection of Razor II flip-flop [14] are not able to tolerate single event transient due to particle hit on combinational logic. On the other hand, the temporal redundancy based latches as well as those based on Schmitt-

trigger [11] and transmission gate noise filtering effects [13] has extended setup time problem, which leads to performance penalty. The contribution of this work is to propose a circuit which uses noise filtering and redundancy simultaneously to reduce SEU and SET susceptibility with less timing overhead.

The rest of this paper is organized as follows. In section II, the previous works will be reviewed quickly. Section III proposes the SER-tolerant latch. Section IV gives simulation results and section V concludes the paper.

II. LATCH-HARDENING METHODS

In this section, starting with some basic definitions recent publication on latch hardening methods will be reviewed. Generally a particle may hit logic gates, storage elements, or clock network of a digital circuit. When it hits the drain of transistors in logic gates, injects charge and causes a glitch in the output node voltage which is called single event transient (SET) [1][2]. When a particle hits an internal node of a storage element, i.e., latch or flip-flop, it may change stored data and cause single event upset (SEU). Also SET may generate and propagate through the combinational part and captured by storage element which is second source for SEU [3]. If a particle hits a control signal, such as the clock signal, it may generate a false control signal that can result in an unwanted data latch or timing violation [4]. The rate at which soft errors occur is referred to as soft error rate (SER).

Traditionally memories are protected by Error Correction Codes (ECC). Storage elements have also received more attention to make them more robust to soft errors [11]. However, recent studies indicate that logic is also going to be more vulnerable to soft error [2][5].

During the process of transient voltage propagation in logic gates, a SET may be masked by logical, electrical, or latching window -masking effects [5][20]. These masking mechanisms prevent some SETs from being latched and alleviate the soft error rate in digital systems. However, due to continuous scaling trends, increased frequency and wide spectrum of particle energy, the probability that a transient voltage reaches storage elements in capturing window and gets latched, is increasing and so does the soft error rate. Thus more circuit level hardening techniques are required.

The simplest form of hardening technique for logic as well as latches and flip-flops is to increase stored node charge by adding resistance or capacitance [8] which degrade circuit speed and increase power consumption.

Gate sizing to mitigate SET effect at logic level [15] as well as guard ring effect to reduce charge absorb efficiency [18], and negative feedback effect are studied [17]. The objectives of those studies are to design and size gates in the way that they attenuates transient voltages caused by particle strike.

While error-correcting codes and latch-hardening designs can be used to reduce the effect of SEU, complete protection against SET is much more difficult and involves either spatial or temporal redundancy. The spatial redundancy uses multiple copies of a given circuit with majority voting to determine

†This work was performed at the Univ. of Texas at Dallas and supported in part by the SRC under Grant No. 2008-HJ-1799.

¹Hossein Karimiyan Alidash*, Sayed Masoud Sayedi, Hossein Saidi are with the ECE Department of Isfahan Univ. of Tech., Isfahan 84154-83111, Iran, e-mail {hkarimiyan@ec.iut.ac.ir, {m_sayedi, hsaidi}@cc.iut.ac.ir}

²Vojin G. Oklobdzija is with the Univ. of Texas at Dallas, TX 75080, USA, e-mail (voj@utdallas.edu)

The required delay value to implement temporal redundancy should be longer than the duration of the possible longest SET in order to effectively filter it out. The timing diagram in Fig. 4(a) shows the positive setup time of an ordinary clocked storage element. Applying temporal redundancy increases this setup time (Fig. 4(b)) resulting in performance penalty. As a result, window of vulnerability (WOV) [3] to particle hit also increases. The proposed topology uses the resulted negative setup time of pulsed latches to mitigate setup time penalty. Applying the temporal redundancy to the pulsed latch (Fig. 4(c)) adds positive delay value to the negative setup time, thus the setup time of hardened pulsed latch in Fig. 4(d) is still smaller than ordinary latch. The simulation results of next section shows around 100ps improvement in the setup time.




Fig. 4: Setup time (a) (b) ordinary clocking, (c) (d) Pulsed clocking

IV. SIMULATION RESULTS

The proposed latch has been implemented using 90nm CMOS technology with 1.2V power supply voltage. In order to have realistic waveform and rise/fall times the simulation setup shown in Fig. 5 is used for all cases [22].




Fig. 5: Simulation Setup

The performance of the proposed latch has been verified in normal mode and particle strike mode. Fig. 6 shows the circuit's normal operation timing result and shows its basic data to output delay (t_{DQ}) and setup time variation. This figure also gives the setup time and the t_{DQ} delay for ordinary latch of Fig. 1, and the proposed circuit in level sensitive and pulse clocked mode for comparison. The flat region on the data-to-output delay and negative setup time of the proposed latch reveals that if data arrive close to the clock edge or even 40ps after clock edge, the latch is still able to capture it correctly [12][22]. While same circuit in level sensitive mode and with almost same output delay comes up with large positive setup time. The extra negative setup time of the proposed circuit could be invested in the input data path by adding extra delay, to filter out more SETs.

The particle hit mode simulation is also divided in two modes. The first mode is SEU verification on internal nodes, which verifies robustness of the circuit against the particle hit on internal sensitive nodes. While the second mode verifies filtering effect and circuit robustness against the particle hit on combinational part and the resulted SET which reaches the latch on the sampling window.




Fig. 6: Data to output delay and setup time variation of pulsed hardened latch, ordinary latch, and hardened latch with level-sensitive clocking.

Regardless of the particle type (alpha or neutron), it generates electron-hole pairs with high carrier concentration when it hits drain of the MOSFET and loses energy. The resulting charges can be rapidly collected by the electric field and create a large transient voltage at that node [1]. The whole process of charge deposit and distribution is complicated, but for sake of simplicity, it is modeled by a current source with exponential current level and varying time constants to emulate particles with different energy level [3][7].

The single particle hit on sensitive nodes is modeled by current injection at 1.5ns and 2.5ns, to the nodes C1 and C2 in Fig. 3, and nodes B and C in Fig. 1. The waveforms of Fig. 7 shows the results and measurements on them indicates that the ordinary latch is unstable after 12.6fC and 19.8fC of charge injection into nodes B and C, respectively. While the dual feedback structure of proposed circuit is able to recover from almost any single particle hit and associated charge deposit.




Fig. 7: Particle hit simulation result. (a), (b) Injected charge at 1.5ns, 3.5ns, (c) Clock, (d) Data, (e) Hardened latch output, and (f) Ordinary latch output.

The particle hit on combinational logic deposits charge which causes voltage glitch at gate's output. After passing levels of logics, those glitches convert to voltage pulses which may reaches to the latch "on-time" and gets captured. This phenomenon is modeled by voltage pulses on the data line with different width to represent various energy levels and circuit property. The arrival time of those pulses are tuned based on the setup and hold time of the proposed circuit. Fig. 8 shows the results and indicated that the proposed latch is able to filter out SETs with up to 130ps pulse width.




Fig. 8: SET filtering, (a) input, (b) latch output

The Table I also shows the setup time, data to output (t_{DQ}) delay and power consumption of the basic latch and the proposed circuit in level sensitive clocking and pulse-triggered mode for comparison.

Table I
Different latches' setup time, delay, power consumption and power-delay-product comparison

Latch Type	Setup Time	Delay	Power	PDP
Basic latch(Fig. 1)	50ps	56ps	5.83 μ W	0.32fJ
Fig. 3 in level sensitive	90ps	85ps	11.7 μ W	0.99fJ
Fig. 3 in pulsed mode	20ps	110ps	11.9 μ W	1.31fJ

V. CONCLUSION

In this work, an SER-Hardened latch has been proposed. The latch is based on noise filtering and redundancy. The circuit is able to tolerate particle strike on internal nodes as well as SET glitches occurring in combinational logic. The HSPICE simulation on 90nm CMOS technology is conducted to precisely evaluate the proposed circuit in normal mode and under particle strike mode. The circuit operates as an edge triggered flip-flop which is resilient to SET from combinational logic as well as SEU from internal nodes. In comparison with the other SER-hardened designs, proposed circuit has less power consumption and lower timing overhead which make it suitable for low-power reliable application.

REFERENCES

[1] R. Baumann, "Soft Errors in Advanced Computer Systems," IEEE Design and Test of Comp., vol. 22, no. 3, pp. 258-266, May/June 2005.
 [2] S. Mitra, M. Zhang, T. M. Mak, N. Seifert, V. Zia, K. S. Kim, "Logic soft errors: a major barrier to robust platform design," Proc. Int. Test Conference, pp. 687-696, November 2005.

[3] M. Omana, D. Rossi, C. Metra, "Latch susceptibility to transient faults and new hardening approach," IEEE Trans. Comput., 56, (9), pp. 1255-1268, 2007.
 [4] N. Seifert, P. Shipleg M. D. Pant, V. Ambrose, B. Gil, "Radiation induced clock jitter and race," Int. Physics Reliability Symposium, pp. 215-22, April 2005.
 [5] P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," In Proc. Int'l Conference on Dependable Systems and Networks (DSN), pp. 389-399, Jun. 2002.
 [6] F. Kastensmidt, L. Sterpone, M. Sonza Reorda, L. Carro, "On the optimal design of triple modular redundancy logic for SRAM-based FPGAs," Proc. IEEE Design, Automation and Test in Europe, pp. 1290-1295, 2005.
 [7] M. Fazeli, S.G. Miremadi, A. Ejlali, and A. Patooghy, "Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies," IET Computers & Digital Techniques, Vol. 3, Issue 3, pp. 289-303, May 2009.
 [8] T. Karnik, S. Vangal, V. Veeramachaneni, P. Hazucha, V. Erraguntla, and S. Borkar, "Selective node engineering for chip-level soft error rate improvement," IEEE Symp. VLSI Circuits, pp. 204-205, June 2002.
 [9] T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron CMOS technology," IEEE Trans. Nucl. Sci., vol. 43, pp. 2874-2878, Dec. 1996.
 [10] P. Hazucha, T. Karnik, S. Walstra, B. A. Bloechel, J. W. Tschanz, J. Maiz, K. Soumyanath, G. E. Dermer, S. Narendra, V. De, S. Borkar, "Measurements and analysis of SER-tolerant latch in a 90-nm dual-V_T CMOS process," IEEE JSSC, vol. 39, no. 9, pp. 1536-1543, Sept. 2004.
 [11] Y. Sasaki, K. Namba, and H. Ito, "Circuit and Latch Capable of Masking Soft Errors with Schmitt Trigger," J. Electron. Test., pp. 11-19, Jun. 2008.
 [12] V. G. Oklobdzija, "Clocking and Clocked Storage Elements in a Multi-Gigahertz Environment," IBM Journal of Research and Development, Vol. 47, No. 5/6, pp. 567-584, September/November 2003.
 [13] J. Kumar, M. B. Tahoori, "Use of pass transistor logic to minimize the impact of soft errors in combinational circuits," Workshop on System Effects of Logic Soft Errors, 2005.
 [14] S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, D. T. Blaauw, "RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance," IEEE JSSC, vol. 44, no. 1, pp. 32-48, Jan. 2009.
 [15] F. Dabiri, A. Nahapetian, T. Massey, M. Potkonjak, M. Sarrafzadeh, "General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 10, pp. 1788-1797, Oct. 2008.
 [16] S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K. S. Kim, "Robust system design with built-in soft-error resilience," Computer, vol. 38, no. 2, pp. 43-52, 2005.
 [17] B. Narasimham, B. L. Bhuvu, W. T. Holman, R. D. Schrimpf, L. W. Massengill, A. F. Witulski, W. H. Robinson, "The Effect of Negative Feedback on Single Event Transient Propagation in Digital Circuits," IEEE Trans. on Nuc. Sci., vol. 53, no. 6, pp. 3285-3290, Dec. 2006.
 [18] B. Narasimham, R. L. Shuler, J. D. Black, B. L. Bhuvu, R. D. Schrimpf, A. F. Witulski, W. T. Holman, L. W. Massengill, "Quantifying the Reduction in Collected Charge and Soft Errors in the Presence of Guard Rings," IEEE Transactions on Device and Materials Reliability, vol.8, no.1, pp.203-209, March 2008.
 [19] B. Stackhouse, S. Bhimji, C. Bostak, D. Bradley, B. Cherkauer, J. Desai, E. Francom, M. Gowan, P. Gronowski, D. Krueger, C. Morganti, S. Troyer, "A 65 nm 2-Billion Transistor Quad-Core Itanium Processor," IEEE JSSC, vol.44, no.1, pp.18-31, Jan. 2009.
 [20] V. Degalahal, R. Ramanarayanan, N. Vijaykrishnan, Yuan Xie, M. J. Irwin, "Effect of Power Optimizations on Soft Error Rate," IFIP Series on VLSI-SoC. pp. 1-20, Springer 2006.
 [21] M. Zhang, N. R. Shanbhag, "Dual-Sampling Skewed CMOS Design for Soft-Error Tolerance," IEEE Transactions on Circuits and Systems II: Express Briefs, vol.53, no.12, pp.1461-1465, Dec. 2006.
 [22] V. G. Oklobdzija, V. M. Stojanovic, D. M. Markovic and N. Nedovic, Digital System Clocking: High Performance and Low-Power Aspects, Wiley-IEEE, 2005.