


# Digital System Clocking:

## High-Performance and Low-Power Aspects

Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic  
Chapter 8: State-of-the-Art Clocked Storage Elements  
in CMOS Technology




Wiley-Interscience and IEEE Press, January 2003

- Master-Slave Latches
- Flip-Flops
- CSE's with local clock gating
- Low clock swing
- Dual-edge triggering

# Transmission gate latches


*Simplest implementation*



(a)

- only 4 transistors
- Dynamic when  $S=1$
- Susceptible to noise


*Basic static latch*



(b)

- pull-up/pull-down keeper
- Conflict at node  $S$  whenever new data is written

*Complete implementation*




(c)

- Feedback turned off when writing to the latch
- No conflict
- Larger clock load

Nov. 14, 2003

3

# Transmission Gate Master-Slave Latch (MSL)



Master Transmission Gate Latch


Slave Transmission Gate Latch

*MSL with unprotected input  
(Gerosa et al. 1994), Copyright © 1994 IEEE*

Nov. 14, 2003

4

## Transmission Gate MS Latch (continued)




*MSL with input gate isolation  
(Markovic et al. 2001), Copyright © 2001 IEEE*

Nov. 14, 2003

5

## Noise Robustness of MS Latch




*Sources of noise affecting the latch state node  
(Partovi in Chandrakasan et al. 2001), Copyright © 2001 IEEE*

Nov. 14, 2003

6

## Clocked CMOS (C<sup>2</sup>MOS) Latch




Transmission gate latch with gate isolation (dynamic)

C<sup>2</sup>MOS latch (dynamic)

Nov. 14, 2003

7

## Clocked CMOS (C<sup>2</sup>MOS) MS Latch




State-keeping feedbacks outside the D-to-Q path

(Suzuki et al. 1973), Copyright © 1973 IEEE


Nov. 14, 2003

8

## MS Latches: Comparison



Delay (D) and Race immunity (R)



Energy per cycle

C<sup>2</sup>MOS: larger clock transistors:

- Smaller delay and race immunity (80% of MSL)
- Higher energy consumption (1.4x more than MSL)

Nov. 14, 2003


9

- Master-Slave Latches
- Flip-Flops
- CSE's with local clock gating
- Low clock swing
- Dual-edge triggering

Nov. 14, 2003

10

## Hybrid Latch Flip-Flop (HLFF)




- Transparent to D only when Clk and  $\overline{Clk_1}$  are both high
- Limited clock uncertainty absorption
- Small D→Q delay
- Small clock load

*(Partovi et al. 1996), Copyright © 1996 IEEE*

Nov. 14, 2003

11

## Semidynamic Flip-Flop (SDFF)




- Dynamic-style first stage
  - Fast, small clock load, logic embedding
  - Consumes energy for evaluation whenever D=1
- Dynamic-to-static latch in second stage
  - "Static 1" hazard

*(Klass 1998), Copyright © 1998 IEEE*

Nov. 14, 2003

12

## "Static 1" hazard in SDFF




- If  $D=Q=1$  in previous cycle, race between  $Clk$  and  $\bar{S}$  causes  $Q$  to falsely switch to 0 → generated glitch
- Also seen in HLFF

Nov. 14, 2003

13

## Sense-Amplifier Flip-Flop (SAFF)

- When  $Clk=0$ ,  $\bar{S}$  and  $\bar{R}$  are high,  $Q$  and  $\bar{Q}$  unchanged
- At rising edge of  $Clk$ 
  - sense amplifier in 1<sup>st</sup> stage generates a "low" pulse on either  $\bar{S}$  or  $\bar{R}$ , based on which of  $D$  and  $\bar{D}$  is higher
  - Other node  $\bar{R}$  or  $\bar{S}$  is driven high, preventing further changes
  - Latch captures low level of  $\bar{S}$  or  $\bar{R}$  and updates output




Both NAND gates must sequentially switch to change  $Q$  and  $\bar{Q}$

*Original design (Montanaro et al. 1996), Copyright © 1996 IEEE*

Nov. 14, 2003

14

## SAFF: Evolution of 2<sup>nd</sup> Stage Latch



*all-n-MOS push-pull  
(Gieseke et al. 1991);*

*complementary push-pull  
(Oklobdzija and  
Stojanovic 2001)*


*complementary push-pull  
with gated keeper  
(Nikolic, Stojanovic,  
Oklobdzija, Jia, Chiu,  
Leung 1999).*

Nov. 14, 2003

15

## Modified Sense Amplifier Flip-Flop (MSAFF)

- Sense amplifier in 1<sup>st</sup> stage generates a "low" pulse on either  $\bar{S}$  or  $\bar{R}$ , based on which of  $D$  and  $\bar{D}$  is higher
- Symmetric latch in 2<sup>nd</sup> stage
  - outputs are simultaneously pulled to  $V_{dd}$  and  $G_{nd}$  → fast
  - Large drive capability → can be small
- Keeper in latch active only when there is no change
  - No conflict




*(Nikolic et al. 1999), Copyright © 1999 IEEE*

Nov. 14, 2003

16



## Flip-Flops and MS Latches: Delay Comparison (D→Q)





- MS Latches are slow - positive setup time, two latches in critical path
- SAFF is slow: it waits for one output to switch the other
- Fastest structures are simple flip-flops with negative setup time

*CSE delay comparison (0.18  $\mu\text{m}$ , high load)*

Nov. 14, 2003

17

## Flip-Flops: Timing Comparisons with Voltage Scaling



*Delay comparison:*  
- Relative delay reduces with supply voltage due to reduction of body effect


*Internal race immunity comparison:*  
- Small race immunity, usually not a concern in critical paths

*(0.25  $\mu\text{m}$ , light load)*

Nov. 14, 2003

18

## Flip-Flops and MS Latches: Energy Comparison




- In MS Latches, internal nodes change only when input D changes
- SAFF, M-SAFF: very small clock load, small 2<sup>nd</sup> stage latch
- Most energy consumed in HLFF, SDFF with pulse generator and high internal switching activity

*CSE energy breakdown (0.18  $\mu\text{m}$ , 50% activity, high load)*

Nov. 14, 2003

19

## Flip-Flops and MS Latches: Energy Comparisons



*(0.25  $\mu\text{m}$ , light load)*

*(Markovic et al. 2001), Copyright © 2001 IEEE*

Nov. 14, 2003

20


- Master-Slave Latches
- Flip-Flops
- CSE's with local clock gating
- Low clock swing
- Dual-edge triggering

Nov. 14, 2003

21

## Gated Transmission Gate MS Latch

- Concept: inhibit clock switching when new  $D = Q$ 
  - $comp = D \text{ XNOR } Q$
  - If  $comp = 0$  ( $D \neq Q$ ), circuit works as MSL
  - If  $comp = 1$  ( $D = Q$ ),  $Clk = 0$ ,  $Clk_i = 1 \Rightarrow$  latches closed, no output change, no internal power




*Gated MSL*  
 (Markovic et al. 2001), Copyright © 2001 IEEE


Nov. 14, 2003

22

## Gated TG MS Latch: Timing and Energy



Setup time (U) and Hold time (H) comparison with MSL




Energy comparison with MSL

- Increased Setup time in gated MSL due to inclusion of the comparator into the critical path  $\Rightarrow$  slower than conventional MSL
- Smaller energy per transition if switching activity of D is  $< 0.3$ 
  - For higher switching activity, comparator and clock generator dominate the energy consumption

Nov. 14, 2003

23

## Data-transition look-ahead latch




- Pulsed latch in which the generation of clock pulses are gated with XOR DTLA circuit
  - If  $D \neq Q \Rightarrow P_1 = 0$ , circuit operates as a conventional pulsed latch
  - If  $D = Q \Rightarrow P_1 = 1 \Rightarrow CP = 0$ , no output change or energy consumption in the latch
- XOR circuit and Clock Control in the critical path  $\rightarrow$  large setup time and D-Q delay

(Nogawa and Ohtomo 1998), Copyright © 1998 IEEE


Nov. 14, 2003

24

# DTLA-L: Analysis of Energy Consumption



DTLA-L without clock gating



DTLA-L Pulse Generator

$$E_{CMSL} = \frac{\alpha}{2} \cdot (E_{0-1} + E_{1-0}) + \frac{1-\alpha}{2} \cdot E_{Clk} + E_{Cin}$$

$$E_{DL-DFF} = \frac{\alpha}{2} \cdot (E_{0-1} + E_{1-0}) + \frac{1-\alpha}{2} \cdot E_{D-idle}$$

$$E_{0-1} = E_{D-idle} + E_{CLK} + E_{DL+CC} + E_{int} + E_{ext}$$

$$E_{1-0} = E_{D-idle} + E_{CLK} + E_G + E_{int}$$


$$E_{D-idle} = E_{0-0} = E_{1-1} = \frac{E_{PG}}{N} + E_{Cin}$$

$\alpha$  - input switching activity  
Pulse generator shared among  $N$  DTLA-L's


Nov. 14, 2003

25

# Energy comparison of DTLA-L and CMSL



$$E(DTLA-L) < E(CMSL)$$



$$E(DTLA-L) > E(CMSL)$$

DTLA-L is more energy-efficient than CMSL when  $N > 2$  and  $\alpha < 0.25$

Nov. 14, 2003


26

## Clock-on-demand PL

- Pulsed latch in which the generation of clock pulses are gated with XNOR DTLA circuit

- If  $D \neq Q \Rightarrow XNOR=0, CP \rightarrow 1$  when  $Clk \uparrow$ , and  $CP \rightarrow 0$  after  $Q$  has changed to  $D$
- If  $D=Q \Rightarrow XNOR=1 \Rightarrow CP=0$ , no output change or energy consumption in the latch

- Pulse Generator includes clock control
  - can not be shared among multiple PL's




*(Hamada et al. 1999), Copyright © 1999 IEEE*

Nov. 14, 2003


27

## Energy-Efficient Pulse Generator in COD-PL



- Straightforward implementation with CMOS gates

- $C_{int}$  switches in each cycle
- Energy-inefficient




- Compound AND-NOR gate
- Energy-efficient

Nov. 14, 2003

28

## Impact of circuit sizing on the energy efficiency of COD-PL



*COD-PL more effective in high-speed sizing due to large clock transistors*


*(Markovic et al. 2001), Copyright © 2001 IEEE*

Nov. 14, 2003

29

## Conditional capture flip-flop

- First stage: pulse generator with internal clock gating
  - When  $\text{Clk}=1$ ,  $\bar{S}=\bar{R}=1$
  - When  $\text{Clk}=1$ ,  $\text{Clk}_1=0$ ,  $\bar{S}$  can switch low if  $D=1$ ,  $Q=0$ ,  $\bar{R}$  can switch low if  $D=0$ ,  $Q=1$
  - Otherwise,  $\bar{S}=\bar{R}=1 \rightarrow$  no energy consumption
- Second stage: pass-gate implementation of M-SAFF latch (Oklobdzija, Stojanovic)
- No setup time degradation due to clock gating




*(Kong et al. 2000), Copyright © 2000 IEEE*

Nov. 14, 2003

30

## Comparison of latches and flip-flops with local clock gating: Timing



### Delay comparison:

- Delay relatively constant with supply voltage
- Latches with clock gating have very large delay due to large setup time

### Internal race immunity comparison:


- Generally  $R(FF) \times R(MSL) \times R(\text{gated MSL})$
- COD-PL has low race immunity due to wide clock pulse

(Markovic et al. 2001), Copyright © 2001 IEEE

Nov. 14, 2003

31

## Comparison of latches and flip-flops with local clock gating: Energy, EDP



### Energy comparison:

- Latches with gated clock consume less energy than MSL if  $\alpha < 0.2 - 0.3$

### Energy-Delay Product comparison:

- $\alpha < 0.03 \Rightarrow$  G-MSL best
- $0.03 < \alpha < 0.23 \Rightarrow$  DTLA-L best
- $0.23 < \alpha \Rightarrow$  Conventional MSL best

(Markovic et al. 2001), Copyright © 2001 IEEE

Nov. 14, 2003

32




- Master-Slave Latches
- Flip-Flops
- CSE's with local clock gating
- Low clock swing
- Dual-edge triggering

Nov. 14, 2003

33

## N-only clocked latches



- Concept: Bring clock only to n-MOS transistors to allow reduced clock swing without conflict with partially turned-off p-MOS transistors
- Reduced clock swing reduces clocking energy with some penalty in performance
  - Clock is always in critical path as its edge signalizes when to change the output


(a) conventional TG MSL, (b) pulsed-latch, (c) conventional PL, (d) push-pull PL

Nov. 14, 2003

34

## Low clock swing CSE's comparison: energy and delay

- Full-swing:
  - PL preferred for high-speed
  - MSL preferred for low energy
- Low-swing clock:
  - N-FF preferred for high-speed
  - N-PPL is preferred for low energy




130nm technology, 50fF load, max. input cap=12.5fF, data activity=0.1:  
 (a) high- $V_{dd}$  and (b) low-swing Clk

Nov. 14, 2003

35

## Effect of clock noise on low-swing clock latch delay



- All latches fail for clock noise > 12% of clock voltage
- N-FF gives best clock noise rejection

Nov. 14, 2003

36


- Master-Slave Latches
- Flip-Flops
- CSE's with local clock gating
- Low clock swing
- Dual-edge triggering

Nov. 14, 2003

37

## DET Latch-mux circuit (DET-LM)

- Pass-gate latches:
  - One transparent when  $Clk=0$
  - One transparent when  $Clk=1$
- Pass-gate multiplexer that selects the output of the opaque latch




*(Llopis and Sachdev 1996), Copyright © 1996 IEEE*

Nov. 14, 2003

38

## C<sup>2</sup>MOS Latch-mux (C<sup>2</sup>MOS-LM)

- C<sup>2</sup>MOS latches:
  - One transparent when Clk=1
  - One transparent when Clk=0
- Multiplexer: two C<sup>2</sup>MOS inverters that propagate the output of the opaque latch
- Large clock transistors shared between the latches and the multiplexer




(Gago et al. 1993), Copyright © 1993 IEEE

Nov. 14, 2003

39

## Pulsed-latch (DET-PL)



- Pulse generator transparent to D only when  $Clk = \overline{Clk}_1 = 1$ , or when  $\overline{Clk} = Clk_2 = 1 \Rightarrow$  shortly after both edges of the clock
- DET PL consumes lot of energy for four clocked pass gates
- To improve speed, modified from original design (Strollo et al, 1999) which implemented n-MOS-only pass gate and p-MOS-only keeper


(a) single - edge, (b) dual - edge triggered

Nov. 14, 2003

40

## DET Symmetric pulse generator flip-flop (SPGFF)

- Two pulse generators: X active at rising edge of the clock, Y active at falling edge of the clock
- $S_X$  and  $S_Y$  alternately precharge and evaluate
  - At any moment, one of  $S_X$  and  $S_Y$  keeps the value of data sampled at the most recent clock edge
  - The other  $S_X$  or  $S_Y$  is precharged high




- Pulses at  $S_X$  and  $S_Y$  have same width as clock
- Second stage is a simple NAND gate  $\Rightarrow$  no need for a latch

Nov. 14, 2003

41

## SET vs. DET: Delay comparison




- Latch-MUX's have two equally critical paths, somewhat shorter than that of MSL
- PL is more complex, adding more capacitance to the critical path compared to SET PL
- SPGFF has short domino-like critical path  $\Rightarrow$  fastest

Nov. 14, 2003

42

## SET vs. DET: Power consumption comparison

- LM's benefit from clever implementation of latch-mux structure with clock transistors sharing
- PL adds extra high-activity capacitance compared to SET PL
- SPGFF power consumption is in the middle, mainly due to alternate switching of nodes  $S_x$  and  $S_y$




Nov. 14, 2003

*(0.18  $\mu\text{m}$ , 500MHz for SET, 250MHz for DET, high load)*

43

## SET vs. DET: EDP comparison



- Latch-MUX's have similar or better EDP than their SET counterparts
- PL exhibits worse delay and energy compared to SET PL, due to more complex design
- SPGFF is fastest with moderate energy consumption: lowest EDP
- $\text{EDP (SPGFF)} < \text{EDP (LM)} < \text{EDP (PL)}$

*(0.18  $\mu\text{m}$ , 500MHz for SET, 250MHz for DET high load)*

Nov. 14, 2003

44